November 21, 2013. A Constant False Alarm Rate (CFAR) soft IP core from EnSilica, an independent provider of IC design services and system solutions, serves in situational awareness radar sensors for automotive driver-assist applications. The hardware accelerated CFAR IP is matched to EnSilica’s pipelined FFT IP core and, operating on continuous data at one bin per clock cycle, the combination of cores delivers a substantially reduced data set for analysis by the processor. The development of the CFAR IP also followed the guidelines necessary for integration with devices adhering to the ISO 26262 functional safety standard for road vehicles.
Situational radar sensors can be used in a wide variety of driver-assist applications such as advanced electronic stability control systems, pre-crash impact mitigation, blind spot and lane departure detection, and self-parking. 1D and 2D-CFAR is used in these applications to identify relevant objects or targets from the background clutter of a radar image and tag them for further processing. As driver-assist applications grow in complexity, the challenge is processing all the available data while recognizing that a very large percentage of the field of view does not contain relevant objects. The EnSilica CFAR IP coupled with a 2k-point FFT can calculate and search over 200,000 Fourier transforms per second, reducing the radar image to a manageable number of possible objects that are critical to the driver safety.
The highly configurable EnSilica CFAR IP implements all the popular compute intensive algorithms, including GOSCA, GOSGO, GOSSO, CA, GOCA, and GOSA, that would normally be applied in software and which involve real-time data transform, sorting, and selection. The soft IP can be targeted for implementation in either FPGA or ASIC technologies to address a wide range of market segments.
“All-round vehicle radar is becoming a key component of future vehicle electronic control systems,” said Ian Lankshear, CEO of EnSilica. “The challenge is that it provides a massive amount of real-time data that has to be processed. The combination of our CFAR IP and pipelined FFT IP offloads this to hardware, resulting in extreme data reduction and predictable latency.”